W25Q16CV
7.2.14 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO 0 and IO 1 . It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to
input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7 -0) after the input Address bits (A23-0), as shown in Figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3- 0) are don’t care
(“x”). However, the IO pins should be high -impedance prior to the falling edge of the first data out clock.
If t he “Continuous Read Mode ” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS
is raised and then lowered) does not require the BBh instruction code, as shown in Figure 13b. This
reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered
after /CS is asserted low. If the “Continuous Read Mode ” bits M5-4 do not equal to (1,0), the next
instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to
normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7 -0) before
issuing normal instructions (See 7.2.20 for detail descriptions).
/CS
Mode 3
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
CLK
Mode 0
Instruction (BBh)
A23-16
A15-8
A7-0
M7-0
DI
(IO 0 )
22
20
18
16
14
12
10
8
6
4
2
0
6
4
2
0
DO
(IO 1 )
* = MSB
23
*
21
19
17
15
13
11
9
7
5
3
1
7
*
5
3
1
/CS
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
CLK
IOs switch from
Input to Output
DI
(IO 0 )
DO
(IO 1 )
0
1
6
7
*
4
5
2
3
Byte 1
0
1
6
7
*
4
5
2
3
Byte 2
0
1
6
7
*
4
5
2
3
Byte 3
0
1
6
7
*
4
5
2
3
Byte 4
0
1
6
7
Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4 ? 10)
Publication Release Date: October 03, 2013
- 31 -
Revision G
相关PDF资料
W25Q16DWSFIG IC FLASH SPI 16MBIT 16SOIC
W25Q16VSFIG IC FLASH 16MBIT 80MHZ 16SOIC
W25Q32BVZPIG IC SPI FLASH 32MBIT 8WSON
W25Q32DWZEIG IC FLASH SPI 32MBIT 8WSON
W25Q40BWSSIG IC FLASH SPI 4MBIT 8SOIC
W25Q40BWZPIG IC FLASH SPI 4MBIT 8WSON
W25Q64BVSFIG IC SPI FLASH 64MBIT 16SOIC
W25Q64CVZEIG IC SPI FLASH 64MBIT 8WSON
相关代理商/技术参数
W25Q16CVSFIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSNAG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSNAP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSNIG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSNIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSSAG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSSAP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16CVSSIG 功能描述:IC SPI FLASH 16MBIT 8SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:2,500 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(单线) 电源电压:1.8 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-MSOP 包装:带卷 (TR)